



## DFNWB3x3-8L Plastic-Encapsulate MOSFETs

### AE2002 Dual N-Channel MOSFET

$V_{(BR)DSS}$	$R_{DS(on)} \text{ TYP}$	$I_D$
18V	4.4 mΩ@4.5V	15A
	4.5 mΩ@4.0V	
	4.6 mΩ@3.8V	
	4.9 mΩ@3.1V	
	5.4 mΩ@2.5V	



DFNWB3x3-8L-J



### DESCRIPTION

The AE2002 uses advanced trench technology to provide excellent  $R_{DS(ON)}$  and low gate charge. It is ESD protected. This device is suitable for use as a uni-directional or bi-directional load switch, facilitated by its common-drain configuration.

### MARKING:




Top

Back

2002 = Part No.  
Solid dot = Pin1 indicator.  
XX = Code.

### Equivalent Circuit



### MAXIMUM RATINGS ( $T_a=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	18	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current	$T_A = 25^\circ\text{C}$	15	A
	$T_A = 70^\circ\text{C}$	13	
	$T_C = 25^\circ\text{C}$	55	
	$T_C = 100^\circ\text{C}$	35	
Pulsed Drain Current	$I_{DM}^{(1),(2)}$	100	A
Thermal Resistance from Junction to Ambient	$R_{\theta JA}$	42	°C/W
Total Power Dissipation	$P_D^{(3)}$	3	W
Junction Temperature	$T_j$	150	°C
Storage Temperature	$T_{stg}$	-55~+150	°C
Lead Temperature for Soldering Purposes(1/8" from case for 10 s)	$T_L$	260	°C

# MOSFET ELECTRICAL CHARACTERISTICS







$T_a=25^\circ\text{C}$  unless otherwise specified

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>STATIC PARAMETERS</b>						
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	18			V
Zero gate voltage drain current	$I_{\text{DSS}}$	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate-body leakage current	$I_{\text{GSS}}$	$V_{\text{GS}} = \pm 4.5\text{V}, V_{\text{DS}} = 0\text{V}$			$\pm 1$	$\mu\text{A}$
		$V_{\text{GS}} = \pm 8\text{V}, V_{\text{DS}} = 0\text{V}$			$\pm 10$	$\mu\text{A}$
Gate threshold voltage	$V_{\text{GS}(\text{th})}^{(4)}$	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250\mu\text{A}$	0.4		1	V
Drain-source on-resistance	$R_{\text{DS}(\text{on})}^{(4)}$	$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 3\text{A}$	4.0	4.4	5.5	$\text{m}\Omega$
		$V_{\text{GS}} = 4.0\text{V}, I_{\text{D}} = 3\text{A}$	4.1	4.5	5.8	$\text{m}\Omega$
		$V_{\text{GS}} = 3.8\text{V}, I_{\text{D}} = 3\text{A}$	4.2	4.6	6.0	$\text{m}\Omega$
		$V_{\text{GS}} = 3.1\text{V}, I_{\text{D}} = 3\text{A}$	4.4	4.9	6.3	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_{\text{D}} = 3\text{A}$	4.8	5.4	6.5	$\text{m}\Omega$
Forward transconductance	$g_{\text{FS}}^{(4)}$	$V_{\text{DS}} = 5\text{V}, I_{\text{D}} = 3\text{A}$	8	42		S
Diode forward voltage	$V_{\text{SD}}^{(4)}$	$I_{\text{S}} = 1\text{A}, V_{\text{GS}} = 0\text{V}$			1	V
<b>DYNAMIC PARAMETERS</b> <sup>(5)</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$		1970		pF
Output Capacitance	$C_{\text{oss}}$			315		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			285		pF
Total gate charge	$Q_{\text{g}}$	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 3\text{A}$		26.5		nC
Gate-source charge	$Q_{\text{gs}}$			2.4		nC
Gate-drain charge	$Q_{\text{gd}}$			7.6		nC
<b>SWITCHING PARAMETERS</b> <sup>(5)</sup>						
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{GS}} = 5\text{V}, V_{\text{DD}} = 10\text{V}, I_{\text{D}} = 3\text{A}$ $R_{\text{L}} = 1.35\Omega, R_{\text{GEN}} = 3\Omega$		4.5		ns
Turn-on rise time	$t_{\text{r}}$			8.9		ns
Turn-off delay time	$t_{\text{d}(\text{off})}$			85		ns
Turn-off fall time	$t_{\text{f}}$			24		ns
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Current	$I_{\text{S}}^{(6)}$		-	-	15	A




## Notes :

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. Pulse Test:Pulse Width < 10us, Duty Cycle < 0.5%.
3. The power dissipation is limited by 150°C junction temperature
4. Pulse Test : Pulse width≤300μs, duty cycle≤0.5%.
5. Guaranteed by design, not subject to production testing.
6. The data is theoretically the same as  $I_{\text{D}}$ , in real applications , should be limited by total power dissipation.


## Typical Characteristics




## Typical Characteristics




## DFNWB3×3-8L-J Package Outline Dimensions(Unit:mm)



TOP VIEW




BOTTOM VIEW



SIDE VIEW

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.203REF.		0.008REF.	
D	2.924	3.076	0.115	0.121
E	2.924	3.076	0.115	0.121
D1	2.200	2.400	0.087	0.094
E1	1.400	1.600	0.055	0.063
b	0.250	0.350	0.010	0.014
k	0.200MIN		0.008MIN	
e	0.650TYP.		0.026TYP.	
L	0.324	0.476	0.013	0.019

## DFNWB3×3-8L-J Suggested Pad Layout



Note:

1. Controlling dimension:in millimeters.
- 2.General tolerance: $\pm 0.050\text{mm}$ .
- 3.The pad layout is for reference purposes only.